

IP Block Datasheet Template V0.0

Designer's name

Keywords: Some key words about the design, TSMC 28nm, Radiation Hard

Disclaimer

-

The material contained herein is protected by a non-disclosure agreement between TSMC and CERN. To the best of authors' knowledge, all readers have signed an equivalent agreement with TSMC. The authors do not take any responsibility of eventual infringements or abuses related to misuse of this material. The circuit described in this document is intended for research purposes only, commercial uses are not allowed.

Design status	Main designer	Contact person
Work in progress	Designer's name	Contact person (contact.person@cern.ch)
Silicon proven		
Irradiated		

Version	Date	Change Description
v0.0	27 November 2023	Document creation

Contents

1	Introduction	3
2	General Description	3

1 Introduction

This document summarizes the specifications and reviews the architecture of the **IP block** designed in TSMC 28 nm (N28HPC+) technology.

The reported values in this document are preliminary (based on schematic-level and extracted simulations).

2 General Description

Figure 1 shows how to place and reference a figure. And this is how you make a citation [1].



Figure 1: Example.

References

S. Kulis, "Single Event Effects mitigation with TMRG tool," *Journal of Instrumentation*, vol. 12, no. 01, p. C01082, 2017. [Online]. Available: http://stacks.iop.org/1748-0221/12/i= 01/a=C01082